Skip to content

Commit 0e6b274

Browse files
author
Michael Gilbert
committed
[latency] Bugfix for make_hidden_latency_map
1 parent b8aaf2c commit 0e6b274

File tree

1 file changed

+8
-5
lines changed

1 file changed

+8
-5
lines changed

pytimeloop/looptree/latency/processors.py

Lines changed: 8 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -44,10 +44,6 @@ def process_pipeline_latency(top_idx: int, latencies):
4444
hidden_latency_map = make_hidden_latency_map(dim_tags,
4545
space,
4646
len(latencies))
47-
hidden_latency_map = \
48-
hidden_latency_map.intersect_domain(summed_latency.domain())
49-
hidden_latency_map = \
50-
hidden_latency_map.intersect_range(summed_latency.domain())
5147
hidden_latencies = \
5248
hidden_latency_map.apply_pw_qpolynomial(summed_latency)
5349

@@ -94,4 +90,11 @@ def make_hidden_latency_map(dim_tags, space, n_stages):
9490
lower = n_stages*tprime + ps_prime + 1
9591
upper = n_stages*tprime + ps_prime + n_stages
9692

97-
return lower.le_map(inner).intersect(upper.gt_map(inner))
93+
hidden_latency_map = lower.le_map(inner).intersect(upper.gt_map(inner))
94+
95+
# Make other dimensions equal
96+
for i in range(t_idx):
97+
var = isl.Aff.var_on_domain(space, isl.dim_type.set, i)
98+
hidden_latency_map = hidden_latency_map.intersect(var.eq_map(var))
99+
100+
return hidden_latency_map

0 commit comments

Comments
 (0)