Skip to content
Abarajithan G edited this page Jun 6, 2023 · 12 revisions

Enhancing HLS4ML: Accelerating DNNs on FPGA and ASIC for Scientific Computing

This wiki contains our project details, motivation, innovations, and architectural goals.

System

Link to our IEEE SOC contest submission this link

Clone this wiki locally