Skip to content

Commit 14a9a1d

Browse files
committed
Merge branch 'rc-1.5.0'
2 parents af11bf5 + 9a82dd8 commit 14a9a1d

28 files changed

+3325
-70
lines changed

README.md

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -69,8 +69,8 @@ sudo apt install iverilog
6969
- Jinja2: 2.10 or later
7070
- pytest: 3.2 or later
7171
- pytest-pythonpath: 0.7 or later
72-
- Pyverilog: 1.1.2 or later
73-
- IPgen: 1.0.0 or later
72+
- Pyverilog: 1.1.3 or later
73+
- IPgen: 1.0.1 or later
7474

7575
```
7676
pip3 install jinja2 pytest pytest-pythonpath pyverilog ipgen

README.rst

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -74,8 +74,8 @@ Requirements
7474
- Jinja2: 2.10 or later
7575
- pytest: 3.2 or later
7676
- pytest-pythonpath: 0.7 or later
77-
- Pyverilog: 1.1.2 or later
78-
- IPgen: 1.0.0 or later
77+
- Pyverilog: 1.1.3 or later
78+
- IPgen: 1.0.1 or later
7979

8080
::
8181

setup.py

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -5,7 +5,7 @@
55

66

77
def read(filename):
8-
return open(os.path.join(os.path.dirname(__file__), filename)).read()
8+
return open(os.path.join(os.path.dirname(__file__), filename), encoding='utf8').read()
99

1010

1111
m = re.search(r'(\d+\.\d+\.\d+(-.+)?)',
@@ -23,7 +23,7 @@ def read(filename):
2323
packages=find_packages(),
2424
package_data={'veriloggen.utils': ['VERSION'],
2525
'veriloggen.simulation': ['*.cpp'], },
26-
install_requires=['pyverilog>=1.1.2', 'ipgen>=1.0.0', 'Jinja2>=2.10'],
26+
install_requires=['pyverilog>=1.1.3', 'ipgen>=1.0.1', 'Jinja2>=2.10'],
2727
extras_require={
2828
'graph': ['pygraphviz>=1.3.1'],
2929
'test': ['pytest>=3.2', 'pytest-pythonpath>=0.7'],

tests/extension/thread_/fixed_const/test_thread_fixed_const.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -110,7 +110,7 @@
110110
end
111111
end
112112
th_blink_5: begin
113-
_th_blink_next_val_1 <= _th_blink_next_val_1 + 256;
113+
_th_blink_next_val_1 <= _th_blink_next_val_1 + 'sd128;
114114
th_blink <= th_blink_6;
115115
end
116116
th_blink_6: begin

tests/extension/thread_/fixed_const/thread_fixed_const.py

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -29,8 +29,8 @@ def blink(times):
2929
led.value = 0
3030
next_val = vthread.fixed.FixedConst(0, 8)
3131
for i in range(times):
32-
next_val = next_val + 1
33-
led.value = next_val
32+
next_val = next_val + vthread.fixed.FixedConst(0.5, 8)
33+
led.value = next_val.int_part
3434
print("led = ", led)
3535

3636
th = vthread.Thread(m, 'th_blink', clk, rst, blink)

0 commit comments

Comments
 (0)