Skip to content

Commit f930d6e

Browse files
use cached linear solver
1 parent f9b2f77 commit f930d6e

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

src/integrators/sdirk.jl

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -240,7 +240,7 @@ end
240240
if has_invW(f)
241241
A_mul_B!(vec(dz),W,vec(k)) # Here W is actually invW
242242
else
243-
integrator.alg.linsolve(vec(dz),W,vec(k),new_W)
243+
cache.linsolve(vec(dz),W,vec(k),new_W)
244244
end
245245
ndz = integrator.opts.internalnorm(dz)
246246
z .+= dz
@@ -271,7 +271,7 @@ end
271271
if has_invW(f)
272272
A_mul_B!(dz,W,k) # Here W is actually invW
273273
else
274-
integrator.alg.linsolve(vec(dz),W,vec(k),false)
274+
cache.linsolve(vec(dz),W,vec(k),false)
275275
end
276276
ndzprev = ndz
277277
ndz = integrator.opts.internalnorm(dz)

0 commit comments

Comments
 (0)