Resources for chip design using efabless caravel

Hi,
       could you please provide any other resources other than that of efabless caravel user project documentation for chip design using caravel that led to the succesful deployment of your PLL ?