Skip to content

Commit 8bbdb0f

Browse files
cfuguetJeanRochCoulonkhandelwaltanuj
authored
fix: compute the refillFifoDepth according to cacheline and NoC width (#2999)
* fix: compute the refillFifoDepth according to cacheline and mem data width * Update report_benchmark.py * Update report_benchmark.py --------- Co-authored-by: JeanRochCoulon <jean-roch.coulon@thalesgroup.com> Co-authored-by: khandelwaltanuj <158037163+khandelwaltanuj@users.noreply.github.com>
1 parent e34c5ba commit 8bbdb0f

File tree

2 files changed

+6
-6
lines changed

2 files changed

+6
-6
lines changed

.gitlab-ci/scripts/report_benchmark.py

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -19,12 +19,12 @@
1919
# Keep it up-to-date with compiler version and core performance improvements
2020
# Will fail if the number of cycles is different from this one
2121
valid_cycles = {
22-
"dhrystone_dual": 17159,
23-
"dhrystone_single": 22407,
22+
"dhrystone_dual": 16724,
23+
"dhrystone_single": 22256,
2424
"coremark_dual": 981777,
2525
"coremark_single": 1294524,
26-
"dhrystone_cv32a65x": 28825,
27-
"dhrystone_cv32a60x": 36631,
26+
"dhrystone_cv32a65x": 28822,
27+
"dhrystone_cv32a60x": 36629,
2828
}
2929

3030
for arg in sys.argv[1:]:

core/cache_subsystem/cva6_hpdcache_subsystem.sv

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -204,15 +204,15 @@ module cva6_hpdcache_subsystem
204204
userCfg.dataWaysPerRamWord = __minu(CVA6Cfg.DCACHE_SET_ASSOC, 128 / CVA6Cfg.XLEN);
205205
userCfg.dataSetsPerRam = CVA6Cfg.DCACHE_NUM_WORDS;
206206
userCfg.dataRamByteEnable = 1'b1;
207-
userCfg.accessWords = __maxu(CVA6Cfg.AxiDataWidth / CVA6Cfg.XLEN, 1 /*reqWords*/);
207+
userCfg.accessWords = __maxu(CVA6Cfg.AxiDataWidth / CVA6Cfg.XLEN, userCfg.reqWords);
208208
userCfg.mshrSets = CVA6Cfg.NrLoadBufEntries < 16 ? 1 : CVA6Cfg.NrLoadBufEntries / 2;
209209
userCfg.mshrWays = CVA6Cfg.NrLoadBufEntries < 16 ? CVA6Cfg.NrLoadBufEntries : 2;
210210
userCfg.mshrWaysPerRamWord = CVA6Cfg.NrLoadBufEntries < 16 ? CVA6Cfg.NrLoadBufEntries : 2;
211211
userCfg.mshrSetsPerRam = CVA6Cfg.NrLoadBufEntries < 16 ? 1 : CVA6Cfg.NrLoadBufEntries / 2;
212212
userCfg.mshrRamByteEnable = 1'b1;
213213
userCfg.mshrUseRegbank = (CVA6Cfg.NrLoadBufEntries < 16);
214214
userCfg.refillCoreRspFeedthrough = 1'b1;
215-
userCfg.refillFifoDepth = 2;
215+
userCfg.refillFifoDepth = 2 * (CVA6Cfg.DCACHE_LINE_WIDTH / CVA6Cfg.AxiDataWidth);
216216
userCfg.wbufDirEntries = CVA6Cfg.WtDcacheWbufDepth;
217217
userCfg.wbufDataEntries = CVA6Cfg.WtDcacheWbufDepth;
218218
userCfg.wbufWords = 1;

0 commit comments

Comments
 (0)