Skip to content

Commit 9950fbc

Browse files
committed
hpdcache: update submodule
1 parent a9190fd commit 9950fbc

File tree

2 files changed

+5
-2
lines changed

2 files changed

+5
-2
lines changed

core/cache_subsystem/cva6_hpdcache_subsystem.sv

Lines changed: 4 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -204,13 +204,15 @@ module cva6_hpdcache_subsystem
204204
userCfg.dataWaysPerRamWord = __minu(CVA6Cfg.DCACHE_SET_ASSOC, 128 / CVA6Cfg.XLEN);
205205
userCfg.dataSetsPerRam = CVA6Cfg.DCACHE_NUM_WORDS;
206206
userCfg.dataRamByteEnable = 1'b1;
207-
userCfg.accessWords = __maxu(CVA6Cfg.AxiDataWidth / CVA6Cfg.XLEN, 1 /*reqWords*/);
207+
userCfg.accessWords = __maxu(CVA6Cfg.AxiDataWidth / CVA6Cfg.XLEN, userCfg.reqWords);
208208
userCfg.mshrSets = CVA6Cfg.NrLoadBufEntries < 16 ? 1 : CVA6Cfg.NrLoadBufEntries / 2;
209209
userCfg.mshrWays = CVA6Cfg.NrLoadBufEntries < 16 ? CVA6Cfg.NrLoadBufEntries : 2;
210210
userCfg.mshrWaysPerRamWord = CVA6Cfg.NrLoadBufEntries < 16 ? CVA6Cfg.NrLoadBufEntries : 2;
211211
userCfg.mshrSetsPerRam = CVA6Cfg.NrLoadBufEntries < 16 ? 1 : CVA6Cfg.NrLoadBufEntries / 2;
212212
userCfg.mshrRamByteEnable = 1'b1;
213213
userCfg.mshrUseRegbank = (CVA6Cfg.NrLoadBufEntries < 16);
214+
/*FIXME we should add additional CVA6 config parameters (cbufEntries)*/
215+
userCfg.cbufEntries = 4;
214216
userCfg.refillCoreRspFeedthrough = 1'b1;
215217
userCfg.refillFifoDepth = 2;
216218
userCfg.wbufDirEntries = CVA6Cfg.WtDcacheWbufDepth;
@@ -231,6 +233,7 @@ module cva6_hpdcache_subsystem
231233
userCfg.wbEn =
232234
(CVA6Cfg.DCacheType == config_pkg::HPDCACHE_WB) ||
233235
(CVA6Cfg.DCacheType == config_pkg::HPDCACHE_WT_WB);
236+
userCfg.lowLatency = 1'b1;
234237
return userCfg;
235238
endfunction
236239

core/cache_subsystem/hpdcache

Submodule hpdcache updated 71 files

0 commit comments

Comments
 (0)