Skip to content

Conversation

ZERICO2005
Copy link
Contributor

@ZERICO2005 ZERICO2005 commented Jul 8, 2025

Wrote __dtof in assembly. Currently it raises no signals and is hard-coded to round-to-even.

  • FE_OVERFLOW and ERANGE could be raised if a finite input overflows to infinity, or if the result was rounded to infinity (such as (float)(FLT_MAX + 0.5ulp)).
  • FE_UNDERFLOW and ERANGE could be raised if a non-zero input becomes zero.
  • FE_INEXACT could be raised if the result was rounded.
Convert BC:UDE:UHL F64 to E:UHL F32
Rounding: round to nearest with ties to even
Behaviour:
  Underflow: Returns signed zero. No signals raised.
  Subnormal: No signals raised.
  Rounded to Infinity: No signals raised.
  Overflow: Returns signed infinity. No signals raised.
  Signaling NaN: Quiet bit preserved. No signals raised.
  Quiet NaN: Quiet bit preserved. No signals raised.
  NaN Payloads: Copies the most significant payload bits. The LSB of mantissa is set if payload bits were discarded/truncated out.

@ZERICO2005 ZERICO2005 requested a review from calc84maniac July 8, 2025 18:48
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Development

Successfully merging this pull request may close these issues.

1 participant