-
Notifications
You must be signed in to change notification settings - Fork 0
Build up myself with extendable knowledge from Fundamentals of VLSI to Chip Tapeout. Worked on RISCV 32bit processor from RTL to GDSII flow with specified Industry standard constraints using Open source tool Openlane.
Preethigrace-7/RTL-TO-GDSII-FLOW-OF-RISC_V-32-BIT-PROCESSOR
Folders and files
Name | Name | Last commit message | Last commit date | |
---|---|---|---|---|
About
Build up myself with extendable knowledge from Fundamentals of VLSI to Chip Tapeout. Worked on RISCV 32bit processor from RTL to GDSII flow with specified Industry standard constraints using Open source tool Openlane.
Topics
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published