Skip to content

Build up myself with extendable knowledge from Fundamentals of VLSI to Chip Tapeout. Worked on RISCV 32bit processor from RTL to GDSII flow with specified Industry standard constraints using Open source tool Openlane.

Notifications You must be signed in to change notification settings

Preethigrace-7/RTL-TO-GDSII-FLOW-OF-RISC_V-32-BIT-PROCESSOR

About

Build up myself with extendable knowledge from Fundamentals of VLSI to Chip Tapeout. Worked on RISCV 32bit processor from RTL to GDSII flow with specified Industry standard constraints using Open source tool Openlane.

Topics

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published