Verilog emission refactor #393
rust.yml
on: pull_request
cargo test
24s
cargo fmt
8s
clippy_check
1m 3s
Integration Tests
2m 16s
Test Speed
1m 45s
Code Coverage
56s
Markdown format
33s
Python format
8s
Annotations
3 errors
Code Coverage
Process completed with exit code 1.
|
clippy_check
Process completed with exit code 101.
|
Integration Tests
Process completed with exit code 1.
|