Skip to content

Use .sv extension #3

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 1 commit into
base: main
Choose a base branch
from
Open

Conversation

Shatur
Copy link

@Shatur Shatur commented Aug 13, 2025

Things like strings were added in SystemVerilog.
Using these files with other simulators results in syntax errors, unless I mark these files as SystemVerilog explicitly.

Things like strings were added in SystemVerilog.
Using these files with other simulators results in
syntax errors, unless I mark these files as SystemVerilog
explicitly.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant