Added Verilog-AMS Syntax Highlighter · mshr-h/vscode-verilog-hdl-support@1d05102

Expected '!==' and instead saw '!='

Expected '===' and instead saw '=='

Unexpected constant condition

'process' is not defined

Expected '===' and instead saw '=='

Expected '===' and instead saw '=='

Expected '!==' and instead saw '!='

Import name `child_process` must match one of the following formats: camelCase, PascalCase

Import name `child_process` must match one of the following formats: camelCase, PascalCase

'BufferEncoding' is not defined

Provide feedback