Skip to content
View nselvara's full-sized avatar
🎿
Focusing
🎿
Focusing
  • Switzerland
  • 19:53 (UTC +02:00)

Organizations

@OST-Stud

Block or report nselvara

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. HDL-Core-Library HDL-Core-Library Public

    Reusable HDL modules, packages, and testbench utilities for FPGA and ASIC development, supporting both VHDL and Verilog.

    VHDL 1

  2. VHDL-Utils VHDL-Utils Public

    A VHDL code base that contains Utility Packages for both HDL and Testbenches

    VHDL 1