eda-playground

Here are 5 public repositories matching this topic...

Reusable HDL modules, packages, and testbench utilities for FPGA and ASIC development, supporting both VHDL and Verilog.

simulation vhdl rtl hdl testbenches osvvm vunit vhdl-modules vhdl-code vhdl2008 vhdl-testbench eda-playground

A VHDL code base that contains Utility Packages for both HDL and Testbenches

simulation vhdl rtl hdl testbenches osvvm vunit vhdl-modules vhdl-code vhdl-testbench eda-playground

Fully functional RISC-V compatible multicycle CPU built in Verilog. Includes ALU, datapath, FSM controller, memory, and testbenches.

fsm fpga hardware simulation verilog computer-architecture icarus-verilog hdl testbench risc-v digital-design processor-design cpu-design eda-playground

labs verilog systemverilog icarus-verilog eda-playground

encoder uvm uvm-verification eda-playground 4-to-2encoder

Add a description, image, and links to the eda-playground topic page so that developers can more easily learn about it.

To associate your repository with the eda-playground topic, visit your repo's landing page and select "manage topics."